jeremiah-c-leary/design-explorer

View on GitHub
Branch: master(View all)
NameLines of codeMaintainabilityTest coverage
.codeclimate.json
.coveragerc
.gitignore
.travis.yml
LICENSE
README.md
design_explorer/__init__.py7
A
0 mins
design_explorer/apps/__init__.py3
A
0 mins
design_explorer/apps/generate_graph_data.py33
A
1 hr
design_explorer/apps/generate_vhdl_entity.py34
A
0 mins
design_explorer/apps/hierarchy.py67
A
3 hrs
design_explorer/component.py24
A
50 mins
design_explorer/connection.py31
A
35 mins
design_explorer/hdl/__init__.py3
A
0 mins
design_explorer/hdl/component.py7
A
0 mins
design_explorer/hdl/subblock.py7
A
0 mins
design_explorer/hdl/subsystem.py10
A
0 mins
design_explorer/hw/__init__.py3
A
0 mins
design_explorer/hw/cca.py10
A
0 mins
design_explorer/hw/fpga.py12
A
0 mins
design_explorer/hw/part.py9
A
0 mins
design_explorer/interface.py29
A
0 mins
design_explorer/port.py13
A
0 mins
design_explorer/system.py32
A
1 hr
design_explorer/utils.py56
A
0 mins
docs/Instances.odg
docs/Makefile
docs/diagrams.odg
docs/make.bat
docs/source/case_study_1/adc4110_1.rst
docs/source/case_study_1/case_study_1.rst
docs/source/case_study_1/discretes.rst
docs/source/case_study_1/fpga.rst
docs/source/case_study_1/generate_hw_library.rst
docs/source/case_study_1/generate_system.rst
docs/source/case_study_1/generate_system/add_components.rst
docs/source/case_study_1/generate_system/add_connections.rst
docs/source/case_study_1/generate_system/create_cca.rst
docs/source/case_study_1/generate_system/define_interfaces_on_fpga.rst
docs/source/case_study_1/img/block_diagram_step_1.png
docs/source/case_study_1/lta_1000g.rst
docs/source/case_study_1/ltc_2986.rst
docs/source/case_study_1/mk2771_16.rst
docs/source/case_study_1/omap.rst
docs/source/case_study_1/system_level_requirements.rst
docs/source/components.rst
docs/source/conf.py36
A
0 mins
docs/source/connections.rst
docs/source/example_1.rst
docs/source/examples.rst