rggen/rggen-systemverilog

View on GitHub
Branch: master(View all)
NameLines of codeMaintainabilityTest coverage
lib/rggen/systemverilog/ral/register_file/sv_ral_model.rb44
A
0 mins
lib/rggen/systemverilog/rtl.rb62
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/sv_rtl_top.rb93
A
15 mins
lib/rggen/systemverilog/rtl/bit_field/type.rb64
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/custom.erb
lib/rggen/systemverilog/rtl/bit_field/type/custom.rb105
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rc_w0c_w1c_wc_woc.erb
lib/rggen/systemverilog/rtl/bit_field/type/rc_w0c_w1c_wc_woc.rb46
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/ro_rotrg.erb
lib/rggen/systemverilog/rtl/bit_field/type/ro_rotrg.rb32
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rof.erb
lib/rggen/systemverilog/rtl/bit_field/type/rof.rb5
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rohw.erb
lib/rggen/systemverilog/rtl/bit_field/type/rohw.rb25
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/row0trg_row1trg.erb
lib/rggen/systemverilog/rtl/bit_field/type/row0trg_row1trg.rb24
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rowo_rowotrg.erb
lib/rggen/systemverilog/rtl/bit_field/type/rowo_rowotrg.rb43
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rs_w0s_w1s_ws_wos.erb
lib/rggen/systemverilog/rtl/bit_field/type/rs_w0s_w1s_ws_wos.rb37
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rw_rwtrg_w1.erb
lib/rggen/systemverilog/rtl/bit_field/type/rw_rwtrg_w1.rb37
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rwc.erb
lib/rggen/systemverilog/rtl/bit_field/type/rwc.rb21
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rwe_rwl.erb
lib/rggen/systemverilog/rtl/bit_field/type/rwe_rwl.rb27
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rwhw.erb
lib/rggen/systemverilog/rtl/bit_field/type/rwhw.rb25
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/rws.erb
lib/rggen/systemverilog/rtl/bit_field/type/rws.rb21
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/w0crs_w0src_w1crs_w1src_wcrs_wsrc.erb
lib/rggen/systemverilog/rtl/bit_field/type/w0crs_w0src_w1crs_w1src_wcrs_wsrc.rb30
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/w0t_w1t.erb
lib/rggen/systemverilog/rtl/bit_field/type/w0t_w1t.rb18
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/w0trg_w1trg.erb
lib/rggen/systemverilog/rtl/bit_field/type/w0trg_w1trg.rb15
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/wo_wo1_wotrg.erb
lib/rggen/systemverilog/rtl/bit_field/type/wo_wo1_wotrg.rb30
A
0 mins
lib/rggen/systemverilog/rtl/bit_field/type/wrc_wrs.erb
lib/rggen/systemverilog/rtl/bit_field/type/wrc_wrs.rb18
A
0 mins
lib/rggen/systemverilog/rtl/bit_field_index.rb42
A
0 mins
lib/rggen/systemverilog/rtl/feature.rb39
A
0 mins
lib/rggen/systemverilog/rtl/global/array_port_format.rb16
A
0 mins
lib/rggen/systemverilog/rtl/indirect_index.rb53
A
0 mins
lib/rggen/systemverilog/rtl/partial_sum.rb26
A
0 mins
lib/rggen/systemverilog/rtl/register/sv_rtl_top.rb36
A
15 mins
lib/rggen/systemverilog/rtl/register/type.rb38
A
0 mins
lib/rggen/systemverilog/rtl/register/type/default.erb
lib/rggen/systemverilog/rtl/register/type/external.erb
lib/rggen/systemverilog/rtl/register/type/external.rb22
A
0 mins