rggen/rggen-verilog

View on GitHub
Branch: master(View all)
NameLines of codeMaintainabilityTest coverage
lib/rggen/verilog/rtl/bit_field/type/wrc_wrs.erb
lib/rggen/verilog/rtl/bit_field/type/wrc_wrs.rb17
A
0 mins
lib/rggen/verilog/rtl/bit_field/verilog_top.rb74
A
0 mins
lib/rggen/verilog/rtl/component.rb7
A
0 mins
lib/rggen/verilog/rtl/feature.rb29
A
0 mins
lib/rggen/verilog/rtl/register/type.rb86
A
0 mins
lib/rggen/verilog/rtl/register/type/default.erb
lib/rggen/verilog/rtl/register/type/external.erb
lib/rggen/verilog/rtl/register/type/external.rb42
A
0 mins
lib/rggen/verilog/rtl/register/type/indirect.erb
lib/rggen/verilog/rtl/register/type/indirect.rb18
A
0 mins
lib/rggen/verilog/rtl/register/type/rw.erb
lib/rggen/verilog/rtl/register/type/rw.rb5
A
0 mins
lib/rggen/verilog/rtl/register/verilog_top.rb49
A
0 mins
lib/rggen/verilog/rtl/register_block/protocol.rb45
A
0 mins
lib/rggen/verilog/rtl/register_block/protocol/apb.erb
lib/rggen/verilog/rtl/register_block/protocol/apb.rb37
A
0 mins
lib/rggen/verilog/rtl/register_block/protocol/axi4lite.erb
lib/rggen/verilog/rtl/register_block/protocol/axi4lite.rb86
A
0 mins
lib/rggen/verilog/rtl/register_block/protocol/wishbone.erb
lib/rggen/verilog/rtl/register_block/protocol/wishbone.rb43
A
0 mins
lib/rggen/verilog/rtl/register_block/verilog_macros.erb
lib/rggen/verilog/rtl/register_block/verilog_top.rb99
A
0 mins
lib/rggen/verilog/rtl/register_file/verilog_top.rb23
A
0 mins
lib/rggen/verilog/rtl_header/bit_field/verilog_rtl_header.rb33
A
0 mins
lib/rggen/verilog/rtl_header/component.rb11
A
0 mins
lib/rggen/verilog/rtl_header/feature.rb20
A
0 mins
lib/rggen/verilog/rtl_header/register/verilog_rtl_header.rb51
A
0 mins
lib/rggen/verilog/rtl_header/register_block/verilog_rtl_header.rb8
A
0 mins
lib/rggen/verilog/utility.rb19
A
0 mins
lib/rggen/verilog/utility/local_scope.rb12
A
0 mins
lib/rggen/verilog/version.rb5
A
0 mins
rggen-verilog.gemspec