taichi-ishitani/rggen

View on GitHub
Branch: master(View all)
NameLines of codeMaintainabilityTest coverage
lib/rggen/input_base/component_factory.rb48
A
0 mins
lib/rggen/input_base/item.rb141
A
35 mins
lib/rggen/input_base/item_factory.rb12
A
0 mins
lib/rggen/input_base/loader.rb20
A
0 mins
lib/rggen/input_base/regexp_patterns.rb24
A
0 mins
lib/rggen/option_switches.rb52
A
0 mins
lib/rggen/options.rb80
A
55 mins
lib/rggen/output_base/code_generator.rb31
A
0 mins
lib/rggen/output_base/component.rb66
A
0 mins
lib/rggen/output_base/component_factory.rb28
A
0 mins
lib/rggen/output_base/file_writer.rb31
A
0 mins
lib/rggen/output_base/item.rb91
A
0 mins
lib/rggen/output_base/item_factory.rb9
A
0 mins
lib/rggen/output_base/template_engine.rb20
A
0 mins
lib/rggen/rggen_home.rb3
A
0 mins
lib/rggen/version.rb6
A
0 mins
ral/LICENSE
ral/compile.f
ral/rggen_ral_block.svh
ral/rggen_ral_field.svh
ral/rggen_ral_field_rwl_rwe.svh
ral/rggen_ral_indirect_reg.svh
ral/rggen_ral_macros.svh
ral/rggen_ral_map.svh
ral/rggen_ral_pkg.sv
ral/rggen_ral_reg.svh
rggen.gemspec
rtl/LICENSE
rtl/compile.f
rtl/rggen_address_decoder.sv
rtl/rggen_apb_if.sv
rtl/rggen_axi4lite_if.sv
rtl/rggen_bit_field_if.sv
rtl/rggen_bit_field_ro.sv
rtl/rggen_bit_field_rw.sv
rtl/rggen_bit_field_rwl_rwe.sv
rtl/rggen_bit_field_w01s_w01c.sv
rtl/rggen_bus_if.sv
rtl/rggen_bus_splitter.sv
rtl/rggen_default_register.sv
rtl/rggen_external_register.sv
rtl/rggen_host_if_apb.sv
rtl/rggen_host_if_axi4lite.sv
rtl/rggen_indirect_register.sv
rtl/rggen_register_base.sv
rtl/rggen_register_if.sv
rtl/rggen_rtl_pkg.sv
sample/LICENSE
sample/sample.csv
sample/sample.json